Happy Saturday! My friend un-bottlenecked a big chunk of the chip design stack: verification. They just finished a circuit simulator 100-5,000x faster than SOTA. They need help getting intros to: * Teams working on analog chip design * Ex-EDA startup execs >>>
18.9K